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Chapter 1
Introduction
1.1Motivation
Signal processing is one of the major incentives to the fast development of elec-
tronic circuits. With the tremendous advancement of modern VLSI technology,
people are able to build more and more complex digital circuits on a single chip
to realize signal processing that is conventionally achieved by analog circuits,
because digital circuit has advantages over its analog counterpart in several
aspects such as much lower noise sensitivity, excellent signal regenerating capa-
bility. and it is easier to realize design and test automation as well. However,
the object of signal processing- physical signals of the real world are always
in analog form. Therefore, to facilitate the extensive DSP functions in the dig-
ital domain, interfaces between analog and digital blocks are omnipresent in
all modern mixed signal processing integrated circuits. Analog to digital data
converters are among the major components in the interfaces.
There are three conceptually distinct operations that are performed sequen-
tially by an A/D converter [17]: (1) It samples a continuous-valued, continuous-
time analog signal; (2) it quantizes the sampled signal to a finite number of lev-
els; (3) it assign a digital code to the related quantized level. With thissequence
of operations, any physical signal, no matter if it is mechanical, thermal, optical,2
acoustical, or magnetical, once it has been transformed into electrical signal by
a proper sensor, it can be converted into digital signal by an A/D converter and
processed conveniently with powerful digital signal processing components, out
of which various useful information can be extracted.
There are many approaches to realizing the analog-to-digital conversion.
Some of these techniques, such as flash and pipeline [10] A/D converters trade
off accuracy for speed. On the other end of the scale the highest accuracy
is realized by oversampling A/D converters [13, 15], which have high toler-
ance to technological imperfections and component parameter variations but
low conversion speed and high power consumption. The compromise between
conversion speed and accuracy is achieved by Nyquist rate A/D converters such
as algorithmic [9, 11] and successive approximate A/D converters, which have
moderate speed and moderate precision.
Switched capacitor circuits have become popular because of their good lin-
earity and dynamic range.Naturally, switched capacitor techniques are also
applied to Nyquist rate A/D converters. However, if the conversionsare realized
by simple charge transfer between ratio-matched capacitors, as it did in the work
of McCharles, et al. [11] as an early algorithmic A/D converter, the conversion
accuracy will be fundamentally limited by the ratio accuracy. To overcome this
problem, several circuit configurations have been proposed which perform the
cyclic conversion in a capacitor ratio independent manner [8, 9, 20, 23]. In those
approaches the conversion speed was sacrificed for ratio-independent property
substantially. For instance, 6 clock cycles were needed for each bit's conversion
in the design of Li, et al. [9] compared to 2 clocks in [11]. The approachpro-
posed by Onodera, et al. [14] was able to decrease the number of clocks down to
3 for each bit. A further improvement for conversion speed without losing the3
ratio-independent feature was realized by Zheng, et al. [26], where a fully dif-
ferential circuit structure was used and only 2 clocks were needed for each bit's
conversion, which has the same conversion speed as that of the ratio-dependent
structure proposed by McCharles, et al. [11].
Similar to switched-capacitor algorithmic ADC, another type of Nyquist rate
ADCswitched- capacitor successive approximation ADC also suffers from ca-
pacitor mismatch errors.Apart from developing a ratio-independent circuit
structure, mismatch-shaping techniques ([1, 3, 19]) can be used to decrease the
error. The approach proposed by Rombouts, et al. [18] realized the first or-
der error cancellation, where a nearly distortion-free converter is obtained by
employing additional signal processing with the cost of two fold increase of
conversion time. To further improve the switched capacitor successive approx-
imation ADC, a novel mismatch error canceling algorithm was proposed by
Zheng, et al. [27], where only 50% of conversion time is needed to eliminate the
first order mismatch error. As the continuation of this research, this thesis aims
to improve the proposed algorithm and realize the circuit on a chip, which will
be the test vehicle for the proposed circuitry for further improvement.
1.2Thesis Structure
Chapter 2 describes the principle of successive approximate A/D converters, and
general considerations of circuit non-ideality in realizing a switched capacitor
successive A/D converter.Based on the detailed charge domain analysis of
the ADC operations, an improvement of the algorithm proposed by Zheng, et
al. [27] is provided by tracing the error charge free capacitor. To summarize therdl
complete algorithm, 4 tables representing the detailed operational sequences of
theADCto be designed are provided at the end of this chapter.
Chapter 3 studies the characteristics of the predictive correlated double sam-
pling technique in switched capacitor successive approximationADC. Adetailed
theoretical analyze of the operations of the proposed SCSARADCis given.
MATLABsimulations based on the theoretical results show that the conven-
tional predictiveCDSis not adequate to achieve high resolution SCSARADC.
The subtle difference in signal processing manners between predictiveCDSin
SC SAR-ADCand other applications is discussed. Further more, the predictive
correlated triple sampling (CTS) technique is proposed to improve the inad-
equacy of predictiveCDSinSARADC,and this improvement is verified by
SWITCAPsimulations.
Chapter 4 gives the detailed design of the proposed SCSARADCwith
National Semiconductor low voltage technology. Transistor level full chip sim-
ulation is given at the end of this chapter.
Chapter 5 summarizes the work of this thesis and the plan of future work.Chapter 2
Mismatch Error Cancellation Algorithm
2.1Conceptual Operation of a Successive Approximation ADC
Because of its reasonably high conversion speed with moderate circuit complex-
ity and converting accuracy, successive approximation A/D converters (SAR
ADCs) are among those of the most popular Nyquist rate ADCs. The terms
"Divided Reference Algorithm" or "Binary Search Algorithm" can be used to
best describe the basic principle of a SAR ADC.
Figure 2.1 depicts a possible scenario of the operation for a SAR ADC to
an input signal v, which is sampled at the beginning of each conversion cycle.
Conversion starts with the comparison between input signaland the half
reference voltage .L,which determines the MSB ofvmand also determines
the search region for the second MSB. In order to allow the binary search al-
gorithm to approximate the actualVj,the reference voltage used for MSB will
be divided by 2 and the result will be added to or subtracted from the previous
reference voltage, which delimitates the new binary search regions. As such,
each comparison betweenand updated reference voltage generates one bit
of v, and N bits SAR-ADC will need N comparisons.Analog Input
vi"
L
Digital Output
0 1 2 3 4 5 6 7 8 9 101112 k
FIGURE 2.1: General successive approximation ADC
2.2Circuit Non-idealities
Obviously, the above description is based on the ideal operation of a general SAR
ADC. In real circuits, the "divided by two" operation to the reference voltage
can be realized in various ways. In case of a switched capacitor circuit, it is
normally implemented by sharing reference charge with two matched capacitors,
as described in the paper by Zheng et al. [27]. Therefore any mismatch error
between the two capacitors used to share charge will have a direct impact on
the linearity of the overall converter.
Besides the capacitor mismatch error, there are other circuit non-idealities.
In the low voltage design context, it is difficult to obtain high op-amp gain,
thus circuit imperfection caused by op-amp finite gain is inevitable.Other7
non-avoidable circuit non idealities include op-amp offset voltage, parasitic ca-
pacitances, charge injection and clock feedthrough, etc. The following is a brief
description of a novel technique proposed by Zheng [25] to cope with above
circuit imperfection.
2.3 A Novel Capacitor Mismatch Error Cancellation Technique for
Switched Capacitor SAR ADC
A novel capacitor mismatch error cancellation technique for switched capaci-
tor SARADC has been proposed by Zheng [25]. With this technique, the
first order capacitor mismatch error is virtually eliminated at the cost of in-
creasing by 50% the data conversion time. This is less than that required in
a capacitance ratio independent cyclic A/D converter, where typically 100%
additional conversion time is needed compared to the ideal operation. With
this technique, not only the capacitance mismatch error has been cancelled,
op-amp finite gain and offset voltage are also compensated by the application
of the correlated double sampling (CDS) technique. Through the proper path
arrangement of charge transfer in a fully differential structure, the influence of
top plate parasitic capacitances are also suppressed.
Since there are 16 capacitors in the ADC core, in order to describe the
operation more clearly, it is convenient to have a method for the systematic
identification of each capacitor. The following convention will be used for the
identifying subscripts of the capacitors:
First subscript:
i or mtdenotes an integrating capacitor;
r or refdenotes a capacitor which stores a reference charge;r]
s or sigdenotes a signal capacitor, which shares charge with reference
capacitor;
e or errdenotes an error charge capacitor for CDS compensation.
Second subscript:
1denotes capacitors connected to the inverting input side of the fully
differential op-amp;
2denotes capacitors connected to the non-inverting input side of the
fully differential op-amp.
Third subscript:
D or DACdenotes CDS error charge capacitors of the op-amp;
C or Compdenotes CDS error charge capacitors of the comparator;
p(predicting)denotes capacitors used in predicting phase (of CDS op-
eration);
c(converting)denotes capacitors used in converting phase (of CDS op-
eration).
Then, the 16 capacitors in the circuit are
CiritCr CsigCerr
CupCripCsipC1D
CiicCricCsicCe2D
C2PCr2pC82pCe1C
Ci2cCr2cCs2cCe2CFIGURE 2.2: Circuit of 16bit switched-capacitor SAR A/D converter10
The complete circuit diagram of the switched-capacitor SAR A/D converter
implementing the capacitor mismatch error cancellation algorithm is shown in
Fig. 2.2. Drawing the connection of the crucial elements switched in each of the
6 phases needed to derive two bits in the digital output results in 14 different
circuit configurations shown in Fig. 2.3 through Fig. 2.6.
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FIGURE 2.4: Circuits of switch setting 5 through switch setting 8
Each conversion starts with the sampling of input signal, which stores the
input signalin integrating capacitor Cby charge of Cv71. For purpose of
comparison with reference charge, sampling charge can be stored as its
opposite value conveniently through cross coupling of the differential
branches.This sampling process is implemented by the two switch configu-12
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FIGURE 2.6: Circuits of switch setting 13 and switch setting 14
rations (switch setting 1 and switch setting 2) in Fig. 2.3. Then the normal
conversion cycle will be implemented by adding positive (ADD) or negative
(SUB) reference charge to the integrating capacitor according to the value of
previous bit resulting from last comparison.
As discussed in [25], the addition of reference charge to the integrating ca-
pacitor should follow the principle of "the Same Charge Path Flow" to suppress
the additional error due to top plate parasitic capacitance mismatches. In actual
implementation, this could be realized by the arrangement that any charge flow
towards integrating capacitor C- should be from signal capacitorCsjg, which
means that when sharing the reference charge between reference capacitorCref
and signal capacitor Cjgthe bottom plate ofCsigshould always be connected
to virtual ground, therefore the charge dumped into C7is always from Cg.
In order to suppress the error due to bottom plate parasitic capacitance, it
is also necessary to connect the bottom plate ofC9to analog ground before14
02
Cre Csig
(1a) (1+c)
Cref L+
(1c)
CreI+ sig
03
04
(1+c)
(1c)
05 Crefl Cs1Y
06
I-
(1+c)+(1-2cx)
I I
FIGURE 2.7: Mismatch error cancellation for ADD/ADD operation15
sharing reference charge withCreand dumping charge into Because of
the 2-phase feature of CDS technique, the above additional treatment can be
imbedded into normal operations without increasing clock phases.
First order mismatch error cancellation is briefly described as follows. As-
sume that the mismatch coefficient between reference capacitorCreand signal
capacitorC89is defined as og829j(alternativelyg2=
f±),and two
sig ref ref
consecutive charge dumping (into is an ADD/ADD sequence.Further
more, the initial error-free reference charge is assumed to be on C,.1. Then
Fig. 2.7 will be the switch setting sequence for these two bits' conversion. After
predictive phase ,the higher bit is obtained by conversion phaseq2As it
can be seen, this bit has a first order error-q, which exists both on the refer-
ence capacitor Crej and integrating capacitor By virtue of the differential
structure, it is possible to manipulate these two error charge and let them cancel
each other at the next bit, as shown from phase çthroughqin fig. 2.7. The
purpose of53andq4is to swap the reference charge fromGre!to Csig, which
is necessary to guarantee the principle of "the Same Charge Path Flow" for the
low bit conversion in phasec6Obviously, conversion of the low bit in phase ç
is error free if only the first order mismatch error is concerned. Other possible
operation combinations ADD/SUB, SUB/ADD and SUB/SUB have thesame
mismatch error cancellation fashion: the higher bit has the first order mismatch
error while the lower bit is error free. Thus the accumulation of mismatch error
during the whole conversion cycle is effectively suppressed.This was clearly
demonstrated in Figure 4 of [27], where 24 circuit configuration tablewere pro-
posed for the complete conversion of any input signal, since there are 4 possible
operation sequences (ADD/ADD, ADD/SUB, SUB/ADD and SUB/SUB) and
each sequence requires 6 phases.16
2.4Improvement of Mismatch Error Cancellation Algorithm
Further examination of the above discussion reveals that an approximation has
been made in the mismatch error cancellation algorithm represented by the
24 circuit configuration table in [27]: the initial error charge of each sequence
(consisting of 6 clock phases) is assumed to be always on the signal capacitor(C2
in [27], which corresponds to 4 CsjgS andC2in Fig. 2.2),so
the signal capacitor Csig is discharged at the beginning of each sequence, while
the charge on reference capacitorCrefis kept.
However, detailed charge domain analysis shows that the error charge at the
beginning of each sequence could be either on the signal capacitor Csjg or on the
reference capacitorCrf.Specifically, if the initial error charge is on the signal
capacitorC89(or reference capacitor Crej), then after ADD/SUB or SUB/ADD
operations, the error charge will still be onC89(orCref)for the next 6-phase
sequence, but after ADD/ADD or SUB/SUB operations, the error charge will
be onCre(or C39) for the next sequence. If the error charge capacitor is not
tracked and the charge on Cre1 is always kept regardless of the type of the
last sequence, this error charge on Cref accumulates during the rest operations
of each sample. This means that for higher linearity requirement the above
approximation could be improved by tracking the error charge capacitor at the
beginning of each 6 clock phase operation. This improvement will extend the
Table in Figure 4 of [27] from 24 switch configurations to the number of 48as
mentioned before, among them only 14 switch configurations are different from
each other. Charge domain analysis are shown in Table 2.1 through Table 2.4.
Each Table contains two columns: configurations in the left column apply if the
error free charge is initially on Cre, while configurations in the right column are17
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TABLE 2.3: SUB/ADD Sequence
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TABLE 2.4: SUB/SUB Sequence
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to be used in the sequence if the error free charge is initially on C89. Notice that
in these tables two mismatch coefficients have been used: a is for conversion
phase related capacitors and /3 is for prediction phase related capacitors.Chapter 3
Predictive Correlated Triple Sampling (CTS)
3.1Introduction
As discussed in chapter 2, circuit non-idealities exist in any switched capacitor
circuit, such as op-amp finite gain and offset voltage, parasitic capacitances,
signal dependent charge injection, and nonlinear charge/voltage characteristics
of the capacitors, etc. These circuit non-idealities cause nonlinear distortions
in the performance of switched capacitor circuits. Since a low voltage switched
capacitor SAR ADC is to be designed in this thesis and it is difficult to obtain
very high op-amp gain in the normal signal range, finite gain and offset voltage
must be of concern.
The correlated double sampling (CDS) technique [2, 4, 5, 7, 12, 21, 22,
24] is well known and widely used in switched capacitor circuits, suchas SC
S/H and delay stages, integrators, equalizers and amplifiers. It is proved that
this technique can be used in switched capacitor circuit to effectively suppress
nonlinear distortions thus the technique has been imbedded into the design
of the switched capacitor SAR ADC in this thesis. The essence of predictive
CDS adopted into the design described in chapter 2 is that during the predictive
phase, voltage deviation of virtual ground due to finite gain and offset voltage
from analog ground is stored in error capacitor Cerr,and in the conversion
phase this error charge will be kept and bring the "pivot" of charge transfer23
between signal capacitorC39and integrating capacitor C- to a voltage value
closer to the analog ground, or the charge transfer "pivot" exhibits less voltage
deviation from analog ground than op-amp virtual ground does, which ensures
more ideal charge transfer betweenC9and C7hence less distortion after
the signal passes the designed SC stage. There is a subtle difference between
the applications of CDS in the above mentioned SC circuits and in successive
approximation ADC. For the normal applications of CDS in SC circuits such
as S/H and integrator stages, signal passes the designed SC stage once, higher
order errors after CDS compensation is negligible compared to the magnitude
of processed signal itself.But in case of SARADC, the processed signal
is the reference voltage that passes the designed integrating stage (behaves as
an internal DAC) repeatedly, any small error after normal CDS compensation
will be accumulated and amplified (according to the capacitance ratio) N times
(number of bits generated by the ADC). On the other hand, the processed signal
itself (the reference voltage) is halved each time it passes the integrating stage,
therefore the error left over after CDS compensation in SAR ADC may not
be negligible compared to the processed signal and causes significant nonlinear
distortions.
This chapter starts from the theoretical analysis of the operation of the
designed switched capacitor SARADC described in chapter 2 and shows
that the normal predictive CDS is not good enough for high resolution SAR
ADCs. Then an improvement of the predictive CDS is proposed basedon the
operation of normal predictive CDS. SWITCAP simulations of the SAR ADC
given in chapter 2 are performed to verify this improvement. This new version of
the predictive CDS technique"predictive Correlated Triple Sampling (CTS)24
technique"which is proposed and verified in this chapter, is used in the final
design discussed in chapter 4.
3.2Theoretical Analysis of The Switched Capacitor SAR ADC
The predictive CDS technique in the switched capacitor SAR ADC will be
explored in this section under the condition that the only circuit non-idealities
are from op-amp finite gain and offset voltage, while all capacitors have the
same value. Data conversion follows the same switch sequences described in
chapter 2, except that the charge swap procedures(q3andq5)between high
bit and low bit conversion are omitted. As mentioned in chapter 2,q3and ç&
transfer charge either from signal capacitorC9to the reference capacitorGre!
or vice versa to guarantee the "same path charge flow" principle. Obviously
this charge transfer is not complete because of voltage deviation ofop-amp
virtual ground from analog ground. Since it is difficult to mathematically track
the direction of charge transfer, this analysis simply assumes that this charge
transfer is complete and exactly the same amount of reference charge will be
used in the following low bit conversion. However, even with this somewhat
ideal implementation, observable nonlinear distortion stillappears.
3.2.1Initial Charges Introduced by Sampling
The sampling of the signal is performed by two switch settings (prediction phase
and actual sampling phase) demonstrated in Fig. 3.1. These two steps bring
signal charge into integrating capacitor C1and reference charge into reference
capacitor C. Notice that the second subscript 'p' or 'c' for capacitors is used
to denote prediction phase and conversion phase. Obviously the error capacitorvi,
I
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FIGURE 3.1: Demonstration of input signal sampling
Cewill be charged during prediction phase çbecause of op-amp finite gain and
offset voltage. Equations necessary to describe the sampling phaseare:
v) (3.1)
CeVn+ C8(vv) + C(v v0t)= 0 (3.2)
Solving the above two equations and using notationp. = 1/A, it is found
that
Cspvin (Ce+ C +C)v0
V0=
+ p.(Ce + +C)+
Cip +p.(Ce +C8 +C) '-} zp
(3.3)
with the assumption C8==CeC,
v + 3v08 = (3.4)
1 + 3p.
and
vos + p.Vjn
= V08p.Vou = (3.5)
1 + 3p.26
which gives the error chargeqonCecaused by op-amp finite gain and offset
voltage, and charge Q on integrating capacitor
C(v0 +jiv)
q = CeVn (3.6)
1 + 3/1
C[2v03(1 + p)v] Q = C(vv) = (3.7) 1 + 3p
The error chargeqonCewill remain unchanged during sampling phaseq2
Equations necessary to describe the sampling phasec2are:
A[v03(v + qe/Ce)] =v0 (3.8)
Cv + C(vv0t) =Cscv (3.9)
Solving the above two equations (with the assumption= C =Ce = C),
it is found that
(1 + 5/1)v + 6/1v05
(3.10) voutc =
(1 + 2p)(1 + 3p)
3/1(/1v +v03)
vc=
(1+2/1)(1+3/1)
(3.11)
which gives
C[3/1v0(1 + 5j + 3ji2)v]
(3.12) Q =C(v0tv) =
(1 + 2/1)(1 + 3/1)
During sampling phase2,reference capacitorsandCrcare charged with
reference voltageVref,which give the initial reference charge
qp = CrpVref (3.13)
qCrcVref (3.14)27
Eq. 3.6, Eq. 3.7, Eq. 3.12, Eq. 3.13 and Eq. 3.14 provide the initial charges
in the circuit for the rest of converting cycles of signal At the same time,
the polarity ofv0calculated by Eq. 3.10 determines the MSB:
1 ifv0>0
b1= c
0otherwise
3.2.P2Charge Domain Analysis of Normal Converting Cycles
With all necessary initial charges in hand, it is possible now to proceed with
the charge domain analysis of the normal converting cycles. Since all converting
cycles repeat the same switch sequence (again for mathematical simplicity two
charge swap phasesandof actual implementation in chapter 2 are ignored,
as explained in the last section), it is proper to deal with this problem in an
iteration manner. The following analysis assumes that for the ith bit cycle,
error charge qeo, reference charges qpo and qco, integrating charges Qo and Qo
are left over by the i1 bit cycle. Circuit configurations of both çand2for
normal converting cycles are illustrated in Fig. 3.2.
It is worth mentioning that Fig. 3.2 is sufficient to represent bothcases
of direct coupling and cross coupling in a differential structure described in
chapter 2, where the manner of coupling varies with ADD or SUB operations.
Notice that Fig. 3.2 agrees with the direct coupling configuration of [27], which
corresponds to a SUB operation. Mathematical treatment in this analysis for
cross coupling is described as following:(1) When the new reference charges
qp and q are to be calculated for cross coupling configuration, it is necessary
to flip the signs of the initial error chargeq0,integrating charges Qo and Qo,+
q
(a) (b)
FIGURE 3.2: Demonstration of normal converting cycles
while the signs of initial reference chargesqpoandcoremain unchanged; (2)
with the new error chargeqe,integrating chargesQand Q are calculated, and
the signs ofqpoandqoshould be flipped, while the signs ofqeo,Qo andQo
remain unchanged.
Equations necessary to describe predicting phaseare:
v) = (3.15)
CeVn+ C(v v0t)+C5(vV) eo + HQo) (3.16)
CrpVr+C5( Vrv)= qpo (3.17)
Solving the above three equations, using notation ji= 1/A and assuming
Csp = CipCe =C, it is found that
5v +2Qpoqeo(l)bi_l+1
vOutp
°
+
C (3.18)
b2i+lqpo
2v05 +2qe0p0+ (-1)
(3.19) vn =
2 +5twhich gives
2[Cv03 +/t(qoQo)] + (_1)_1jtqo
(3.20) qe=Cevn= 2+5
qp = Csp(vrv)
Cv0 +(1 + 2t)qo + (_l)bi+1(Q0qo)
2+ 5i
Qp = C(vtv) =
(3.21)
3Cv0+ 2(1 + i)(Qoqeo)(_i)bii+1(i+ 1)qpo
2 + 5
(3.22)
Note that in the above derivations a sign factor (_i)b_i1 has been intro-
duced to take care of the cross coupling circuit configuration when an ADD
operation is needed. Here b_1 is the value of (i1)th bit, which means that if
b1 = 1 a set of SUB operation (direct coupling) formula is obtained, while if
b_1 = 0 the above formula correspond to an ADD operation (cross coupling).
The new error charge q on C calculated in phase cfi will remain unchanged
during converting phase q2.
Equations necessary to describe the converting phase '72 are:
A[v08(v + qe/Ce)] = (3.23)
C3(vV) + C(vv0t) Qo (3.24)
CrcVr + Csc(vrv) =co (3.25)
Solving the above three equations (with the assumption C == Ce = C)
and combining solutions Eq. 3.20 through Eq. 3.22 for converting phase ,it
is found that
15jiv08+ 6P00 + (4 + 10j) (_1)b_l+13LPO+(2+51L)cO
voute = (2 + 3j)(2 + 5i)
(3.26)q =Csc( Vrv)
5pCv03 +(1 + )(2 + 5j4qo + [tqpo
(2 + 3)(2 + 5i)
+ 1b2_1+114(2 + 5t)Q0 + 2(qoQo)]
(2+3p)(2+5)
= v)
5pCv08+ 2ii(Qqo) + 2(1 + )(2 + 5j)Qo
(2 + 3)(2 + 5)
1)bl+1IPO + (1 +p)(2 + 5z)qo
(2 + 3,u)(2 + 5)
30
(3.27)
(3.28)
Eq. 3.20, Eq. 3.21,Eq. 3.22,Eq. 3.27 and Eq. 3.28 can be used to calculate the
initial charges for the next bit's converting, while Eq. 3.26 is used to determine
the digital value of present (ith) bit:
b,=(
1 ifv0>0
( 0otherwise
The above formula optimistically describes the charge transportation of the
ideal switched capacitor SAR A/D converter described in chapter 2 since the
only imperfection is caused by opamp non-ideality and the incomplete charge
swap phasesand qare ignored.It is easy to use above formula of such
a converter to analyze nonlinear distortions caused only by op-amp finite gain
and offset voltage after CDS compensation.31
3.2.3CalculationofHarmonic Distortion after CDS Compensa-
tion
The following steps are used to calculate the harmonic distortion:
(a) A = 2 x 106, v09 = 3OmV (b) A = 2000, v09 = 3OrnV
FIGURE 3.3: Harmonic distortion caused by op-amp non-ideality still exists
after normal CDS
1. A sample v(t) is obtained from a sinusoidal signal sin(wot) and is used
to calculate initial charges by (3.6), (3.7), (3.12), (3.13) and (3.14). MSB
b1is determined by the polarity of (3.10).
2. With the value ofb_1and qeo, qpo, Qo coand Qo being determined in
the last step, new chargesqe, qp, Q,, q and Q are calculated by (3.20),
(3.21), (3.22), (3.27) and (3.28) respectively.At the same time,lis
determined by the polarity of (3.26).
3. Repeat step 2 until all 16 bits are determined.32
4. The decimal representation of this sample is calculated from 16-bit digital
output.
5. Go to step 1 for the next sample.
6. Repeat above procedure until 4096 samples are converted which contain
67 bins.
7. FFT calculation is performed for these 4096 samples.
The output spectra of this A/D converter with perfectly matched capacitors
are dipicted in Fig. 3.3.
3.4 Discussion and Conclusion
The above theoretical analysis of a switched-capacitor SAR A/D converter with
perfectly matched capacitors shows that observable harmonic distortion stillex-
ists even when the op-amp finite gain and offset voltage are compensated by the
normal CDS technique. This should be reasonable because even CDS technique
decreases virtual ground voltage dramatically compared to the case without
CDS, the voltage of the virtual ground still exhibits a finite small deviation
from the analog ground. Therefore charge transfers across virtual groundcan
never be complete, which means that the division of reference charge will de-
viate from the ideal factor 1/2 for each bit.This deviation is negligible for
determining the polarity of when integrating charge Q is significantly dif-
ferent than zero. However, this deviation, even small for each bit because of
CDS compensation, should accumulate as converting continues. On the other
hand the integrating charge Q approaches zero as the reference charge is beinghalved for each bit. After a certain number of bits' conversion, the magnitude of
Q will be comparable to the accumulated error and the limit of the converting
resolution is achieved, hence an error code should appear. Because the time
when Q approaches zero depends on the magnitude of input signal, the above
error code is signal dependent, and appears as harmonic distortion.
3.3Improvement of Predictive CDS in SC SAR ADC
The last section reveals that when it is difficult to obtain high gain op-amp,
which is true in case of low voltage design, normal predictive CDS compen-
sation is not good enough for the high resolution switched capacitor SAR
ADC. However, this normal predictive CDS technique can be improved with
the concept of "Predictive Correlated Triple Sampling (CTS)" in the context of
switched capacitor SAR ADC, and this will be explained next.
As mentioned before, the compensation of predictive CDS to op-amp finite
gain and offset voltage happens because the error charge stored on the error
capacitor in the predictive phase brings the "pivot" of the charge transfer in
converting phase closer to the analog ground, which is clearly illustrated in
Fig. 3.2.In the predictive phase ,charge transfer "pivot" from Cto
is op-amp virtual ground "n". Due to op-amp finite gain and offset voltage,
voltage of node "ri" deviates from analog ground and is stored inCeas error
charge. In converting phasec2the "pivot" of charge transfer from to
is node "c". As this node inis connected to the analog ground while the
voltage of op-amp virtual ground will not change much between & andc2and
error chargeeoonCeremains unchanged fromto &, thus compared to that34
of node"n",the voltage of node "c" is closer to analog ground, which results
in less signal distortion.
Having understood the above compensation mechanism, it is possible to
extend this mechanism and bring the "pivot" voltage of charge transfereven
closer to analog ground, which is illustrated in Fig. 3.4.Here, three phases
have been used to realize the improved compensation mechanism.In phase
,capacitorCe2is charged by error charge due to op-amp finite gain and
offset voltage. This operation is the same as in the predictive phase of normal
predictive CDS except that an additional capacitorC61is added and discharged.
In phase 2,node "c" is used as the "pivot" of charge transfer from C3to C,
and the small voltage deviation of node "c" is stored in C61. In phasenode
"d"is used as the "pivot" of charge transfer from C to C. With error charges
on both Cei and C62, voltage of node"d"will be closer to the analog ground
than both node"n"and node "c".If phase çis used in any critical charge
transfer operation while phases & and2are used in any non-critical ones as
predictive operations, then this predictive correlated "triple" sampling (CTS)
technique can increase circuit linearity significantly.
The above predictive CTS inevitably poses a higher burden of clockcon-
sumption to the switched capacitor circuits.Fortunately, in the operation of
the successive approximation ADC it is not necessary to use three phases for
all operations. LSB is the non-critical bit thus & andq2can be used as nor-
mal predictive CDS operation to generate this bit. At the same time theerror
charge onC62is refreshed and kept for 2and All bits other than LSB
are regarded as critical bits soand & are used as predictive and converting
phases respectively to generate those bits. This arrangement of clock phases will
use the same number of clocks as before when normal predictive CDS technique35
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FIGURE 3.4: predictive CTS operation36
was used, but higher circuit linearity will be obtained, as will be shown in the
next section by SWITCAP simulations.
3.4Verification of Predictive CTS by SWITCAP Simulations of
SAR ADC
SWITCAP simulations have been performed, which compares the improvement
of predictive CTS technique over predictive CDS technique in the operation
of SARADC. Fig. 3.5 shows the output spectrum of the SAR ADC with
predictive CDS technique, where op-amp gain is 66dB and offset voltage is
3OmV. No capacitance mismatch and parasitic capacitances are included. The
same condition is simulated with predictive CTS technique proposed in this
chapter, and the result is shown in Fig. 3.6.
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FIGURE 3.6: Output spectrum of a SARADC with predictive CTS, op-amp
A = 66dB,V0. =30mV, no mismatch and parasitic
The improvement of predictive CTS over predictive CDS is obvious: the
Signal to Noise Ratio of 84dB is increased to 101 dB, while the Spur Free
Dynamic Range of 85 dB is increased to 107 dB.
In the actual circuit, there exist capacitance mismatch and parasiticca-
pacitances, so the comparison between predictive CDS and predictive CTS is
also performed with SWITCAP simulations under the condition that in addi-
tion to op-amp finite gain and offset voltage, randomized capacitance mismatch
with 1% 3 a RMS, 20% randomized bottom parasitic and 10% randomized top
parasitic are also included in the simulations. As expected, under conditions
of capacitance mismatch and parasitic capacitances, predictive CTS operation
behaves much better than predictive CDS: the SNR is increased from 76.7dB inw0
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Fig. 3.7 to 93.8dB in Fig. 3.8, and SFDR is increased from 77.4dB in Fig. 3.7
to 95.3dB in Fig. 3.8.Chapter 4
Design of A 1.8V Switched Capacitor SAR ADC
4.1Introduction
In chapter 2 the operating principle and system level circuit configurations of
a switched capacitorSAR ADCwere discussed, where the novel capacitance
mismatch error cancellation algorithm proposed in [25] and [27] was used with
some algorithm improvement. The predictiveCDScompensation technique in
the proposedSAR ADCwas studied in chapter 3, where the deficiency of nor-
mal predictiveCDSfor low voltage high resolutionSC SAR ADCwas revealed
and the double predictiveCDSwas proposed to overcome this deficiency, which
was verified bySWITCAPsimulations. In this chapter, an actual Switched Ca-
pacitorSAR ADCwill be designed with O.18j CMOS9 process from National
Semiconductor Corporation. This design aims to become the test vehicle for
the algorithms and techniques discussed in previous chapters.
4.2Design Specifications
The fast evolution of modern VLSI benefits from the fact that peopleare able
to steadily scale down device dimensions with advanced process technology. If
power supply voltage remains unchanged, the direct impact of reducing device
dimension on device physics is the enhanced electric field that is detrimental to
device performances. Nevertheless, the trend to develop portable and battery41
operated electronic instruments requires low power consumption electronics.
Therefore low power supply voltage is a natural choice in modern IC designs
to meet above requirements. In this design 1.8V is chosen as the power supply
voltage, which is supported by O.l8ji CMOS9 process of National Semiconductor
Corporation.
Another target of this design is high resolution, which is chosen as 95dB of
dynamic range. This aim requires very small kT/C noise from switched capaci-
tor circuit and determines the lower limit of capacitors used in the circuit. The
peak to peak signal voltage of 1V is used in this design, thus a unit capacitance
of l6pF will satisfy this resolution.
The following table summarizes all parameter specifications of this SAR
ADC.
TABLE 4.1: Switched Capacitor SAR ADC Specifications
Parameter Specification
power supply voltage 1.8V
dynamic range 95 dB
peak to peak input signal swing 1V
input signal bandwidth 020kHz
clock frequency 1.4 MHz
technology NSC 0.18i CMOS9 process42
The design of this SAR ADC consists of two blocks: analog components
and digital control block for switch clocks. These are described in the following
sections.
4.3Analog Component Design
The analog block of this converter includes two partsADC core and com-
paratoras shown in Fig. 2.2 of chapter 2. From this figure, ADC core is the
part on the left side of switch S67 and S68, which consists of an op-amp, 14
capacitors with l6pF for each, and 66 switches. As mentioned in chapter 3, in
order to perform
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FIGURE 4.1:Modification of circuit from normal predictive CDS to double
predictive CDS
double predictive CDS compensation technique, two more error chargecapac-
itors will be added to the ADC core. At the same time, 10 more switchesare43
also needed to carry out the necessary charge transfer operations. All modi-
fications are made between nodes N21 and N23, and between nodes N22 and
N24. Fig. 4.1 shows the circuit modification based on Fig. 2.2 of chapter 2. In
Fig. 4.1 phase D is for refreshing the error charge onCe1D2andCe2D2,which
covers predictive phase and converting phase of LSB. Phase ® is used for all
phases from MSB to the 2nd LSB.
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FIGURE 4.2: Implementation of the comparator
bit
The comparator of this ADC is the part at the right side of switches S67
and S68 in Fig. 2.2 of chapter 2. In the real circuit implementation, this part
(including S67 and S68) actually has the configuration shown in Fig. 4.2. The
operation of the comparator is straightforward. During the "reset" phase, the
input referred offset voltage of pre-amplifier is stored inCe1CandCe2Cas error
charge, while in the "compare" phase the polarity of node N39 and N40 will
reflect that of N33 and N34 without the influence of pre-amplifier offset voltage.This polarity will be latched after a sufficient slew time of the pre-amplifier,
and the binary voltage of node "bit" out of R-S latch will be used as the digital
output of this converter.
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FIGURE 4.3: Two stage class A/AB operational amplifier
b2
FIGURE 4.4: Bias circuit of the operational amplifier
A hybrid two-stage class A/AB operational amplifier [16] is used in ADC
core shown in Fig. 4.1. This structure has the following advantages: (1) With45
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FIGURE 4.5: Switched capacitor common mode feedback circuit
the same non-dominant pole frequency, the output branch current is only about
half of that of a two stage class A structure, therefore it consumes less power
than a two stage class A op-amp, this advantage is more obvious in low-speed
applications; (2) PSRR is better than two stage class A; (3)it has a larger signal
swing compared to the folded cascode topology, and this is critical in low voltage
design. Fig. 4.3 shows the detailed structure of this op-amp. Fig. 4.4 is its bias
circuit. From Fig. 4.3 it can be seen that bias of the second stage is determined
by the output common mode voltage of the first stage. A current mirror is
used to ensure the "push and pull" operation for the differential input signal,
however, this also cancels the influence of the first stage common mode voltage
on the second stage common mode voltage, which means that two separate
common mode voltage feedback circuits are needed for two stages. The split
of transistors in the output branches is to improve the phase margin of the
common mode feed back ioop and adjust the output common mode voltage.
The switched capacitor common mode feedback circuit is used in both stages
of this op-amp and is shown in Fig. 4.5.Capacitances in Fig. 4.5 will affect
the phase margin of the op-amp, and they are determined by simulations of
14 switch configurations described in chapter 2.Even the Bode plot variessomewhat from switch setting to switch setting, the typical one of the op-amp
is shown in Fig. 4.6.
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FIGURE 4.6: Typical frequency response of the two stage class A/AB opera-
tional amplifier
Fig. 4.7 shows the circuit for the pre-amplifier used in the comparator. This
is a normal folded cascode amplifier, and its bias circuit is shown in Fig. 4.8.
The common mode feedback circuit of this folded cascode pre-amplifier has the
same structure as Fig. 4.5.
The latch circuit in Fig. 4.2 is shown in Fig. 4.9. When the latch signal is
low, M2 and M3 work in the triode region while M4 and M5 are cut off. This
serves to clear the memory of the latch and isolate the output status from the
input signal. Since both S andR(portSbandRbin Fig. 4.9) are set to high
when the latch signal is low, M6 and M7 are turned on thus the input differentialvi
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FIGURE 4.7: Pre-amplifier of comparator
vda!
von
FIGURE 4.8: Bias circuit of the pre-amplifier of comparator
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FIGURE 4.9: Comparator latch
Inp
latch
signal reaches the drains of these two transistors. When latch signal becomes
high, M2 and M3 are turned off but M4 and M5 are turnedon, therefore two
inverters formed by Ml, M7 and MO, M6 respectively are connectedas a positive
feedback inverter chain, and the small input differential signal at the drain of
M6 and M7 will be regenerated and latched as a binary signal at the output
port S and R. These two signals will be buffered by two inverters and sent to
an SR latch, as shown in Fig. 4.2.
N-well double poly capacitors will be used in the ADCcore depicted in
Fig. 4.1 and Fig. 2.2 of chapter 2 for better linearity. All capacitors thatappear
in the above circuits will have the same capacitance l6pF and thereason has
been mentioned before.>
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FIGURE 4.10: NMOS switch-on resistance varies with switch size
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FIGURE 4.11: CMOS switch-on resistance R with different switch sizesvary
with settling voltage50
There are more than 100 switches in the analog part of this designed suc-
cessive approximation ADC. NMOS switches are used for all nodes where the
settling voltage is close to the analog ground, while CMOS switches have to
be used for those nodes where settling voltage varies in a wide range, such as
switches connected to the output of op-amp or the top plate of signal capacitor
C9or reference capacitorCref, etc. Switch sizes are first estimated from the
manual calculations based on the RC time constants of each possible connection
and available settling time for those connections. Fig. 4.10 and Fig. 4.11 are
typical relationships between switch-on resistance and transistor size and can
be used to manually estimate the switch size. These two figures are obtained
under the condition that channel lengths of both PMOS and NMOS are fixed
to be 0.18p. Both figures are results from HSPICE simulations. Simulation for
Fig. 4.10 are straight forward, but that of Fig. 4.11 needs additional steps. Be-
cause of the difference of carrier mobilities between PMOS and NMOS, in order
to obtain symmetric switch-on resistance of CMOS switch with settling voltages
relative to the analog ground, PMOS channel width must be wider than that
of NMOS. The ratio W,/W is found to be 3.4 through HSPICE simulations.
The channel width above each curve in Fig. 4.11 corresponds to that of NMOS.
Fig. 4.12 and Fig. 4.13, which are the intermediate results for obtaining Fig. 4.11
by HSPICE simulations, serve for better understanding the fact that there are
two humps at the settling voltages around the analog ground.
Note that intensive HSPICE simulations are indispensable for the optimiza-
tion of final switch sizes. Simulation shows that switch sizes are critical for the
performance of the designed switched capacitor SAR ADC.51
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4.4Digital Component Design
In this switched capacitor successive approximation A/D converter with the
capacitance mismatch error cancellation algorithm, the function of the digital
block is not only a clock generator that produces periodic non-overlap clock
signals, but also a finite state machine that produces the non-periodic sequential
logic control signal to realize the algorithm. The top level of the digital block
is shown in Fig. 4.14.
FIGURE 4.14: Top level of digital block relative to analog block of the SC
SARADC
Clock Generator
The timing diagram of all clock signals is shown in Fig. 4.15. Driven by the
external master clock, a two-phase non-overlap clockand12are generated by
circuit introduced in [6]. Signal "clearF" starts the conversion ofa new sample.
This signal is necessary to reset the flag of the state machine that traces theExierod (lw k
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FIGURE 4.15: Timing diagram of the clock generator
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error charge free capacitor, as described in chapter 2. At the beginning of each
sample, the error free capacitor must be reset to Cre. Another function of
signal "clearF" is to gateand'2and generateoiandco2for predictive
phase and actual sampling phase to sample the input signal. Signal "Refresh"
marks two phases of predictive CDS operation of the LSB, which corresponds to
phase ® in Fig. 4.1. Its invert signal"Refresh"corresponds to phase © in the
same figure. Signal "LSB" is created by "Refresh" and 12, which is necessary to
discharge the relevant capacitors for preparing to sample the next input signal.
As shown in Fig. 4.15, each sample needs 23 external clock periods, thereforea
o22 counter is needed.
MSB is generated by sampling phasesoiand çb02.Because of the oper-
ational difference between sampling and normal conversion, these two phases
are separated from normal 6-phase conversion sequences. This leads to a non-
periodic clock structure forthrough q6, as shown in Fig. 4.15, however, this
reduces the number of clocks needed for each sample. Otherwise 27 clocksare
needed for each sample, among them 3 clocks are wasted to maintain the peri-
odic 6-phase clock structure. In order to obtain the non-periodic 6-phase clock
structure, 3 internal clock envelope signals "High_en", "Swap_en" and "Low_en"
are generated from the counter. These envelope signals will be used to gate the
normal non-overlap 2-phase clocks 1i and'2.Specifically, 'Ii and'2are gated
by "High_en" to generate çand 2,by "Swapen" to generateand ,by
"Lowen" to generateand ç.
"Latch" signal is generated at the end of phases"/o2, 2and6for latching
the results of the comparator. After a short delay for binary signal regeneration
in the latch of Fig. 4.2, output "bit" of the comparator is updated eitheras the
higher bit by signal "updateFH" or the lower bit by signal "updateL".55
Conversion status signals "clearF", "Refresh", "LSB", "Latch", "updateFH"
and "updateL" may be directly used by switches in the analog block, while phase
clock signalsoi,qo2, &, 2, 2, 2,andq56must be gated by state machine
to generate proper switch clocks for the algorithm discussed in chapter 2 and
chapter 3. The state machine is discussed in the following section.
The circuit implementation of the clock generator is shown in Fig. 4.16.
4.4.2Finite State Machine
The state transition diagram of the finite state machine in Fig. 4.14 is shown in
Fig. 4.17.
Strictly speaking, the clock generator described above is part of the finite
state machine, because the state transition sequence has already been deter-
mined by the sequence of non-overlap phases and timing of the conversion status
signals. However, the type of operation (ADD/ADD, ADD/SUB, SUB/ADD
and SUB/SUB) must be determined in the finite state machine basedon the
result of the analog output "bit". This is implemented by updating certain flags
in the finite state machine by "UpdateFH" and "UpdateL" operations. Since
non-overlap phase signals cannot be directly used as switch clocks, they must
be gated and multiplexed into actual switch clocks by this finite state machine.
Circuit implementation of the state machine is shown in Fig. 4.18.
In order to eliminate signal dependent charge injection, switches connected
to the signal voltage dependent nodes should be closed after other switches are
closed. Therefore short delays are necessary for some switch signals after the
finite state machine.FIGURE 4.16: Circuit implementation of clock generator[
I
0
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FIGURE 4.17: State transition diagram of SAR ADC
4.5Full Chip Simulation
Full chip simulations are performed during the design parameter optimizations.
Since there are a lot of transistors inside digital block, a full transistor level
simulation, which include both analog and digital components, will be too time
consuming to be implemented. Therefore the following approach is used. Dig-
ital block is first simulated in the full transistor level by HSPICE. Once the
correct control logic has been verified by transistor level simulations, all gates
in digital block will be represented by proper verilog models. The full chip sim-
ulations are then performed by simulator "spectreSVerilog" inside CADENCE.
In simulations the numerical relative tolerance is iO3, voltage absolute toler-
ance10-6 and current absolute tolerance 10_12. The finalsimulation result is
shown in Fig. 4.19.FIGURE 4.18: Circuit implementation of state machine0
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FIGURE 4.19: Output spectrum of the switched capacitor SAR ADC by full
chip simulation
The layout of this chip with National Semiconductor CMOS9process is
shown in Fig. 4.20.--
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Summary and Future Work
5.1Summary
[.11
The mismatch error canceling algorithm of the switched capacitor successive
approximation A/D converter has been improved. Compared to the original
algorithm, the finite state machine of the digital block for switch control is
expanded because of the tracing of the error charge free capacitor, but theerror
canceling operation becomes more consistent.
The predictive correlated double sampling technique in the switchedcapac-
itor successive approximation A/D converter was studied theoretically, which
revealed that normal predictive correlated double sampling technique is not ad-
equate to achieve high resolution SC SARADC. The operational difference
of predictive CDS in SC SAR ADC from that in other applicationswere ex-
plained. Based on the above studies, a predictive CTS techniquewas proposed
as an improvement of predictive CDS in SC SARADC, which was proved
efficient by SWITCAP simulations.
A 1.8V switched capacitor SAR ADC was designed with National Semi-
conductor CMOS9 technology, which adopted results of above researches. The
detailed transistor level design and its layout were provided. Full chip simula-
tion shows that the design was successful, and this switched- capacitor ADC
was fabricated.62
5.2Plan of Future Work
The test board of the designed SC SAR ADC needs to be designed and fabri-
cated in order to test the performance of the designed chip. The improvement of
this A/D converter should eventually result in the application ofa real product.63
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